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Masato Noborio, Student Member, IEEE, Jun Suda, and Tsunenobu Kimoto, Senior Member, IEEE
Abstract—Designing and fabrication of 4H–SiC (0001) lateral
MOSFETs with a double reduced surface field (RESURF) struc-
ture have been investigated to reduce ON resistance. In order to
achieve high breakdown voltage, a two-zone RESURF structure
was also employed in addition to the double RESURF structure.
The simulated double RESURF MOSFETs with optimum doses
exhibit slightly higher breakdown voltage and lower drift resis-
tance than the simulated single RESURF MOSFETs. The double
RESURF structure is attractive to suppress oxide breakdown at
gate edge. After the device simulation for dose optimization, the
4H–SiC two-zone double RESURF MOSFETs have been fabri-
cated by using a self-aligned process. The fabricated MOSFET
has demonstrated a high breakdown voltage of 1380 V and a
low ON resistance of 66 mΩ · cm2 (including a drift resistance of
24 mΩ · cm2). The drift resistance of the fabricated double
RESURF MOSFETs is only 50% or even lower than that of the
single RESURF MOSFETs.
Index Terms—Breakdown voltage, device simulation,
MOSFET, ON resistance, reduced surface field (RESURF),
silicon carbide (SiC).
I. INTRODUCTION
S ILICON CARBIDE (SiC) has attracted increasing atten-tion as a wide-bandgap semiconductor for advanced high-
power devices [1]. Among many SiC polytypes, 4H–SiC has
been recognized as the suitable polytype for power devices due
to its high bulk mobility and its small anisotropy. Increasing
maturity of material quality is another advantage of 4H–SiC.
A number of vertical high-voltage SiC MOSFETs, which
significantly outperform the theoretical limit of Si unipolar
devices, have already been demonstrated as discrete devices
[2]–[6]. On the other hand, only a limited number of reports
on SiC lateral power MOSFETs, which show great promise
for high-voltage power ICs in the next generation [7], have
been published. The reduced surface field (RESURF) structure
is attracted to attain high breakdown voltage in the lateral
MOSFETs [8]. However, the ON resistance of SiC RESURF
MOSFETs has still been high due to its high channel resistance
[9]–[14]. In recent years, several successful developments of
SiC MOS technology to increase the channel mobility have
been reported. For example, “nitridation” process is effective to
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enhance channel mobility [15]–[17], and the usage of 4H–SiC
(0001¯) or (112¯0) face is another attractive approach to fabri-
cate high-channel mobility SiC MOSFETs [18], [19]. In our
previous work [20], high breakdown voltage over 1 kV and
low ON resistance below 100 mΩ · cm2 have been realized in
4H–SiC two-zone RESURF MOSFETs with N2O-grown gate
oxides. The ratio of drift resistance to the total ON resistance
for this device was about 50%. Thus, the reduction of drift
resistance has become important even in SiC MOSFETs for
further improvement of the device performance.
In this paper, the authors have designed and fabricated high-
voltage SiC lateral MOSFETs with a double RESURF struc-
ture to reduce the drift resistance. By employing a two-zone
RESURF structure in addition to the double RESURF structure,
both high breakdown voltage and low ON resistance could be
realized.
II. DEVICE STRUCTURE AND CONCEPT
Fig. 1(a) shows the structure of a two-zone double RESURF
MOSFET simulated and fabricated in this paper. The double
RESURF structure has a thin p-layer (top-p region) placed on
the top of the RESURF region [21]. Since the double RESURF
region is depleted not only from the bottom p-epilayer/
RESURF junction but also from the RESURF/top-p junction,
a higher RESURF dose can be employed than the normal
RESURF MOSFETs, leading to a lower ON resistance, the
concept of which is similar to “superjunction” devices [22].
In order to achieve high breakdown voltage, it is important
to reduce the electric field strength at both the gate and drain
edges. To achieve this, the RESURF region is divided into two
regions: a low-dose RESURF1 region close to the gate edge and
a high-dose RESURF2 region close to the drain region [10], as
shown in Fig. 1(a).
The authors fabricated two types of RESURF MOSFETs;
the drift length (LDrift), which is the sum of RESURF1 and
RESURF2 length, was different. The RESURF1 and RESURF2
lengths were 5 µm each (total drift length: 10 µm) or 10 µm
each (total drift length: 20 µm). The depths of RESURF and
top-p regions were 0.6 and 0.1 µm, respectively. The gate
overlapping length was 5 µm, and the distance between top-p
region and MOS channel region on the surface was about 1 µm.
Fig. 1(b) shows the structure of a test element group (TEG)
device fabricated in this paper. The TEG devices have a similar
structure to RESURF MOSFETs, except for channel region.
The channel length of TEG device was 0 µm, which means that
the source region is shorted to the RESURF1 region. Thus, in
TEG devices, the channel resistance can be neglected, and the
0018-9383/$25.00 © 2007 IEEE
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Fig. 1. Schematic structure of (a) SiC two-zone double RESURF MOSFET,
(b) TEG device, and (c) RESURF diode.
dominant resistance component is the drift resistance. The drift
resistance of RESURF MOSFETs was estimated from that of
TEG devices with the same RESURF1, RESURF2, and top-p
doses as fabricated RESURF MOSFETs in this paper.
Fig. 1(c) shows the structure of a RESURF diode fabricated
in this paper. The structure of RESURF diodes is similar to
that of fabricated RESURF MOSFETs but without source re-
gion and gate electrode. Thus, breakdown voltage of RESURF
diodes corresponds to that of RESURF MOSFETs when the
breakdown takes place in SiC (not in the gate oxide).
III. DEVICE SIMULATION FOR STRUCTURE OPTIMIZATION
In order to achieve both low ON resistance and high break-
down voltage, the RESURF and top-p doses for SiC double
RESURF MOSFETs have been optimized by using a 2-D
device simulator (ISE–DESSIS). In the simulation, the structure
of two-zone double RESURF MOSFETs with a long drift
length of 20 µm (RESURF1 and RESURF2 lengths are 10 µm
each) shown in Fig. 1(a) was employed, and the RESURF1,
RESURF2, and top-p doses (DRES1,DRES2, andDTP, respec-
tively) were varied. The acceptor concentration of a 10-µm-
thick p-epilayer was fixed at 7.5 × 1015 cm−3, and a channel
length of 3 µm and a gate oxide thickness of 70 nm were used.
The breakdown of devices was defined when the maximum
electric field in SiC exceeds 3 MV/cm or that in SiO2 becomes
higher than 10 MV/cm.
Fig. 2(a) shows the RESURF2 dose (DRES2) dependence
of breakdown voltage (VB) at a fixed net RESURF1 dose
Fig. 2. (a) RESURF2 dose (DRES2) and (b) net RESURF2 dose (DRES2 −
DTP) dependences of the breakdown voltage simulated for 4H–SiC RESURF
MOSFETs with a drift length of 20 µm. Closed circles denote the breakdown
voltage of SiC two-zone single RESURF MOSFETs, and open symbols denote
that of SiC two-zone double RESURF MOSFETs. In both cases, the net
RESURF1 dose (DRES1 −DTP) is fixed at 2 × 1012 cm−2.
(DRES1 −DTP) of 2 × 1012 cm−2. The closed circles de-
note the breakdown voltage of SiC two-zone single RESURF
MOSFETs (without double RESURF structure), the open trian-
gles denote that of SiC two-zone double RESURF MOSFETs
with a top-p dose of 1 × 1012 cm−2, and the open boxes
denote that of SiC two-zone double RESURF MOSFETs with
a top-p dose of 7 × 1012 cm−2. From Fig. 2(a), the simulated
RESURF MOSFETs show a peak breakdown voltage at a cer-
tain RESURF2 dose. Fig. 2(b) shows the relationship between
net RESURF2 dose (DRES2 −DTP) and breakdown voltage.
From this figure, breakdown voltage over 1.2 kV is predicted at
a net RESURF2 dose (DRES2 −DTP) of 10–12 × 1012 cm−2
regardless of the top-p dose. The breakdown voltage also de-
pends on the net RESURF1 dose (not shown). The simulated
breakdown voltage was mainly determined not by the individ-
ual doses but by the net RESURF1 and net RESURF2 doses
(DRES1 −DTP and DRES2 −DTP, respectively). This result
indicates that the ON resistance can be reduced by increasing
the RESURF1, RESURF2, and top-p doses while keeping high
breakdown voltage, as far as both the net RESURF1 and net
RESURF2 doses are kept at the optimum values.
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Fig. 3. Equipotential lines for 4H–SiC (a) single RESURF MOSFET and
(b) double RESURF MOSFET. A drain voltage of 1000 V is applied. The step
for equipotential lines is 40 V. The magnified plots of RESURF2 region in
both MOSFETs are also shown. Although the individual doses are different,
the net RESURF1 and net RESURF2 doses are the same, which are 2 × 1012
and 11 × 1012 cm−2, respectively.
Fig. 3 exhibits the equipotential lines for single RESURF
MOSFET [Fig. 3(a)] and double RESURF MOSFET [Fig. 3(b)]
at a drain voltage of 1000 V with zero-gate bias, and Fig. 4
shows the electric field distribution in the RESURF region
near the SiO2/SiC interface for single and double RESURF
MOSFETs. Fig. 3 includes the magnified plots of RESURF2
region in both MOSFETs. In Figs. 3 and 4, the single RESURF
MOSFET has a RESURF1 dose of 2 × 1012 cm−2 and a
RESURF2 dose of 11 × 1012 cm−2. In the case of double
RESURF MOSFET, a RESURF1 dose of 9 × 1012 cm−2,
a RESURF2 dose of 18 × 1012 cm−2, and a top-p dose of
7 × 1012 cm−2 are employed. Although the RESURF1 and
RESURF2 doses of double RESURF MOSFET are much
higher than those of the single RESURF MOSFET, differ-
ence in electric potential distribution is very small between
single and double RESURF MOSFETs (Fig. 3). This result
originates from that the net RESURF1 and net RESURF2
doses are the same, 2 × 1012 cm−2 (DRES1 −DTP) and 11 ×
1012 cm−2 (DRES2 −DTP), respectively, for these MOSFETs.
Since the “net space charge” is the same for these devices due
to charge compensation, the equipotential lines for the double
RESURF MOSFET are similar to those for the single RESURF
Fig. 4. Electric field distribution in the RESURF region near the SiO2/SiC
interface from the edge of channel to the drain for single and double RESURF
MOSFETs. A drain voltage of 1000 V is applied. The net RESURF1 and net
RESURF2 doses are fixed at 2 × 1012 and 11 × 1012 cm−2, respectively. The
top-p dose (DTP) for single RESURF MOSFET is 0 cm−2 and that for double
RESURF MOSFET is 7 × 1012 cm−2.
MOSFET. In Fig. 4, the electric field near the channel region
(about 1 µm from the channel region) of the double RESURF
MOSFET is higher than that of single RESURF MOSFET. The
reason why the high electric field is obtained near the channel
region in the double RESURF MOSFET is that the relatively
high electric potential region, compared with single RESURF
MOSFET, is extended from the drain region due to its high
RESURF doses. In the most of the region, the electric field
distribution for the double RESURF MOSFET is comparable
with that for the single RESURF MOSFET in spite of high
RESURF doses. The top-p region suppresses the increase of
electric field at the SiO2/SiC interface.
As previously mentioned, it is interesting to note that the
double RESURF structure is also effective in suppressing the
oxide breakdown in addition to reduction of drift resistance.
The top-p region in the double RESURF structure protects the
gate oxide from high electric field in the blocking state because
the electric potential at the MOS interface is reduced by the
existence of top-p/RESURF junction. The relationship between
gate oxide field at the gate edge [point A in Fig. 1(a)] and top-p
dose is shown in Fig. 5. In this figure, the net RESURF1
and net RESURF2 doses are fixed at 2 × 1012 cm−2 and
11 × 1012 cm−2, respectively. Closed circle denotes the single
RESURF MOSFET (DTP = 0 cm−2), and open circles denote
the double RESURF MOSFETs (DTP > 0 cm−2). A drain
voltage of 1000 V is applied with zero-gate bias. As shown
in Fig. 5, the gate oxide field at the gate edge is remarkably
decreased by increasing the top-p dose.
From the simulation, the optimum net RESURF1 and
net RESURF2 doses for 4H–SiC two-zone double RESURF
MOSFETs with a drift length of 20 µm could be estimated to
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Fig. 5. Top-p dose dependence of gate oxide field at gate edge [point A in
Fig. 1(a)]. Closed circle denotes the single RESURF MOSFET, and open circles
denote the double RESURF MOSFETs. The net RESURF1 and net RESURF2
doses are fixed at 2 × 1012 and 11 × 1012 cm−2, respectively. A drain voltage
of 1000 V is applied with zero-gate bias.
Fig. 6. Top-p dose dependence of drift resistance and breakdown voltage for
the simulated 4H–SiC RESURF MOSFETs with a drift length of 20 µm. Open
and closed circles represent the drift resistance, and the open and closed boxes
represent the breakdown voltage. Closed symbols denote the characteristics of
single RESURF MOSFETs, and open symbols denote those of double RESURF
MOSFETs. The net RESURF1 and net RESURF2 doses are fixed at 2 × 1012
and 11 × 1012 cm−2, respectively. The RESURF1 and RESURF2 doses, to
keep the optimum net doses, are indicated at the top of the plot.
be 2 × 1012 cm−2 and 10–12 × 1012 cm−2, respectively. Fig. 6
shows the top-p dose dependence of breakdown voltage and
drift resistance simulated for RESURF MOSFETs with a drift
length of 20 µm. The simulated MOSFETs shown in Fig. 6 have
an optimum net RESURF1 dose of 2 × 1012 cm−2 and an op-
timum net RESURF2 dose of 11 × 1012 cm−2. The RESURF1
and RESURF2 doses to keep the optimum net doses are also
shown in the upper axis of Fig. 6. From Fig. 6, the advantage
of double RESURF structure over single RESURF structure
becomes clear. The drift resistance can be reduced to lower
than 10 mΩ · cm2 by increasing the RESURF1, RESURF2,
Fig. 7. Schematic flow of a self-aligned process employed in this paper.
After (a) multiple N+ implantation, (b) SiO2 was deposited by PECVD. Then,
(c) SiO2 film was etched by RIE, and multiple Al+ implantation was carried
out through SiO2 mask with increased width to form the top-p region.
and top-p doses (DRES1, DRES2, and DTP) while keeping
the same net RESURF1 (DRES1 −DTP) and net RESURF2
(DRES2 −DTP) doses. The authors have, however, found that
breakdown voltage is decreased when the top-p dose is too high.
For example, when the RESURF1, RESURF2, and top-p doses
are 22 × 1012 cm−2, 31 × 1012 cm−2, and 20 × 1012 cm−2
(net RESURF1 and net RESURF2 doses are “optimum,” 2 ×
1012 cm−2 and 11 × 1012 cm−2), respectively, the breakdown
voltage is reduced to about 500 V because electric field crowd-
ing takes place at top-p/drain and/or top-p/RESURF junction.
In the simulation, MOSFETs with the optimum net RESURF1
and net RESURF2 doses exhibit high breakdown voltage over
1.2 kV when the top-p dose is kept below 15 × 1012 cm−2.
IV. DEVICE FABRICATION
Double RESURF MOSFETs, TEG devices, and RESURF
diodes were fabricated on 10-µm-thick p-type 4H–SiC (0001)
epilayers with an acceptor concentration of 7 × 1015 cm−3. The
top-p region of double RESURF MOSFETs was formed by a
self-aligned process shown in Fig. 7. The self-aligned process
begins with the deposition of about 1.5-µm-thick SiO2 by
plasma-enhanced chemical vapor deposition (PECVD). The de-
posited SiO2 was patterned by reactive ion etching (RIE) with
a CF4–H2 chemistry. Multiple N+ implantation was carried out
at room temperature (RT) to form a 0.6-µm-deep RESURF1
region [Fig. 7(a)]. The total implant dose of N+ (RESURF1
dose: DRES1) was varied in the range from 2 × 1012 to 10 ×
1012 cm−2. After the multiple N+ implantation, about 1.5-µm-
thick SiO2 was deposited by PECVD without removal of the
initial SiO2 mask [Fig. 7(b)]. Then, the whole area of SiO2
film was etched by RIE to expose the SiC surface. The SiO2
mask with an increased width (about 1 µm on each side) can be
employed as a mask for subsequent top-p implantation without
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additional lithographic process. The top-p region was formed
by multiple Al+ implantation at RT [Fig. 7(c)]. The total
implant dose of Al+ (top-p dose: DTP) was varied in the
range from 3 × 1012 to 7 × 1012 cm−2. By using the self-
aligned process, the risk that the channel region connects to the
top-p region can be eliminated. The RESURF2 region was also
formed by multiple N+ implantation at RT, with a box profile
of the same junction depth as the RESURF1 region by using a
renewed SiO2 mask. The total implant dose of N+ (RESURF2
dose: DRES2) was varied in the range from 9 × 1012 to
18 × 1012 cm−2. High-dose (5 × 1015 cm−2) P+ implantation
at 300 ◦C was employed to form the source/drain regions.
After these ion implantations, high-temperature annealing was
performed at 1700 ◦C for 20 min with a carbon cap to suppress
surface roughening [23]. Nearly all of the implanted N and
Al atoms are activated (activation ratio > 95%) through the
present annealing procedure [24], [25]. After RCA cleaning,
thermal oxidation was carried out in dry N2O (10% diluted in
N2) ambience at 1300 ◦C [17], [26], followed by postoxidation
annealing in a N2 ambience at 1300 ◦C for 30 min. The gate
oxide thickness (d) was about 74 nm. Al was used as the gate
metal and the contact metal for the source/drain region, and
Ti/Al was evaporated on the backside for the substrate contact.
All contacts except the gate metal were annealed at 600 ◦C
for 10 min. The typical channel length (L) and width (W ) of
RESURF MOSFETs were 1–5 and 200 µm, respectively. In the
TEG device, the channel length was 0 µm and the width was
200 µm. Two types of RESURF MOSFETs which have a total
drift length (LDrift) of 10 or 20 µm have been fabricated.
It is not clear how much the distance between top-p and
channel regions affects the device performance. However, the
qualitative explanation is described as follows. When the dis-
tance is too long (e.g., > 5 µm), the device may exhibit low
breakdown voltage because the top-p region cannot protect
the gate oxide, as discussed previously. On the other hand,
when the distance is too short (e.g., < 0.2 µm), the resistance
of JFET located at the region between the channel and top-p
regions may become high. The quantitative influence on device
characteristics, for example, breakdown voltage and ON resis-
tance, is currently under investigation.
The gate characteristic of test MOSFET without RESURF re-
gion processed on the same wafer is shown in Fig. 8. The chan-
nel length and width of the test MOSFET are 50 and 200 µm,
respectively. Fig. 8 also shows the relationship between the
channel mobility and the gate voltage. The effective channel
mobility is approximately 17 cm2/V · s, and the threshold
voltage was estimated to be 7.4 V from the gate characteristics.
V. EXPERIMENTAL RESULTS AND DISCUSSION
The relationship between the drift resistance (RDrift) and
the RESURF1 dose in the fabricated MOSFETs with a long
drift length of 20 µm is shown in Fig. 9. The drift resistance
was estimated by the TEG devices with the same doses as
RESURF MOSFETs. In Fig. 9, the net RESURF1 and net
RESURF2 doses were fixed at 2 × 1012 and 9 × 1012 cm−2,
respectively, and the RESURF1, RESURF2, and top-p doses
were changed. For example, when the RESURF1 dose (DRES1)
Fig. 8. Gate characteristics of test MOSFET without RESURF region,
processed on the same wafer, in the linear region. The channel length and width
are 50 and 200 µm, respectively. The relationship between mobility and gate
voltage is also shown. Solid line denotes the drain current, and closed and open
circles mean the field effect mobility (µFE) and effective channel mobility
(µeff), respectively.
Fig. 9. RESURF1 dose dependence of drift resistance and breakdown voltage
for the fabricated 4H–SiC RESURF MOSFETs with a drift length of 20 µm.
The breakdown voltage experimentally obtained was compared with the simu-
lated results. Open and closed circles represent the drift resistance, open and
closed boxes represent the breakdown voltage experimentally obtained, and
open and closed rhombuses represent the simulated breakdown voltage. Closed
symbols denote the characteristics of single RESURF MOSFETs, and open
symbols denote those of double RESURF MOSFETs.
was increased, the top-p dose (DTP) was also increased to keep
the fixed net RESURF1 dose (DRES1 −DTP). The RESURF1
dose dependence of the breakdown voltage (VB) obtained
from the fabricated and simulated RESURF MOSFETs is also
shown in Fig. 9. Although the drift resistance in the single
RESURF MOSFET (closed circle in Fig. 9) was 57 mΩ · cm2,
the drift resistance was as low as 23 mΩ · cm2 by employing
the double RESURF structure with the highest doses. The fab-
ricated two-zone RESURF MOSFETs with double RESURF
structure exhibited higher breakdown voltage than that with
single RESURF structure (open boxes versus closed box in
Fig. 9). The breakdown voltages of single and double RESURF
MOSFETs were 1050 and over 1200 V, respectively. In the
double RESURF MOSFETs, high electric potential region is
easily extended from the drain region when high drain voltage is
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TABLE I
BREAKDOWN VOLTAGE OF RESURF MOSFETS AND
RESURF DIODES WITH A LONG DRIFT LENGTH OF
20 µm (VB,FET AND VB,D , RESPECTIVELY)
TABLE II
BREAKDOWN VOLTAGE OF RESURF MOSFETS AND
RESURF DIODES WITH A SHORT DRIFT LENGTH
OF 10 µm (VB,FET AND VB,D , RESPECTIVELY)
applied because the RESURF1 and RESURF2 doses are higher
than that of the single RESURF MOSFET, and the change in
electric potential near the drain edge becomes gradual. Thus,
the electric field crowding at the drain edge is relaxed, and
the breakdown voltage is increased. The breakdown voltage
experimentally obtained was consistent with the value expected
by device simulation. In the case of RESURF MOSFETs with
a short drift length of 10 µm, the drift resistance was reduced
from 26 to 10 mΩ · cm2 by employing double RESURF struc-
ture, and the breakdown voltage was about 700 V (not shown).
The authors have also fabricated RESURF diodes shown
in Fig. 1(c). The breakdown voltage obtained from fabricated
RESURF MOSFETs and diodes (VB,FET and VB,D, respec-
tively) is summarized in Tables I and II. Tables I and II show the
results of devices with long and short drift lengths, respectively.
From Table I, the breakdown voltage of RESURF MOSFETs
with a long drift length of 20 µm is similar to that of the
RESURF diodes because the breakdown occurred in SiC (not
in the gate oxide). On the other hand, in the case of short drift
length, RESURF MOSFETs exhibit lower breakdown voltage
than RESURF diodes. This result arises from that breakdown
which took place in the gate oxide (not in SiC). The breakdown
voltage of RESURF MOSFETs with short drift length may be
Fig. 10. (a) Output and (b) gate characteristics of a fabricated 4H–SiC (0001)
two-zone double RESURF MOSFET with a short drift length of 10 µm. The
device with short drift length exhibits a breakdown voltage of 760 V and an ON
resistance of 37 mΩ · cm2 at an oxide field of 3 MV/cm.
improved by optimizing the device structure, for example, gate
overlapping length and individual doses.
Figs. 10 and 11 show the output and gate characteristics of
the fabricated SiC two-zone double RESURF MOSFETs with
a short drift length of 10 µm and a long drift length of 20 µm,
respectively. The channel length is about 2 µm. In Fig. 10, the
MOSFET with short drift length has a RESURF1 dose of 9 ×
1012 cm−2, a RESURF2 dose of 16 × 1012 cm−2, and a top-p
dose of 7 × 1012 cm−2. In the case of RESURF MOSFET with
the short drift length [Fig. 10(a)], a breakdown voltage of 760 V
was obtained, and the breakdown occurred at the gate oxide.
The relationship between the gate voltage and the ON resistance
is also shown in Fig. 10(b). In the ON state [Fig. 10(b)], the
MOSFET exhibits an ON resistance of 37 mΩ · cm2 at an oxide
field (EOX) of 3 MV/cm. From the characteristics of TEG de-
vices, the drift resistance and channel resistance were estimated
to be 10 and 26 mΩ · cm2, respectively. The contact resistance
was obtained as about 1 mΩ · cm2 from a TLM test structure. In
the calculation of specific ON resistance, drain and source pads
(3-µm long each) were included. From Fig. 10(b), the threshold
voltage determined from the gate characteristics is 4.9 V, which
is lower than that of a test MOSFET shown in Fig. 8 (7.4 V).
This decrease in threshold voltage can be attributed to the short-
channel effects [27], because the p-body (epilayer) is lightly
doped. The present two-zone double RESURF MOSFET with
short drift length exhibits the lowest ON resistance in any 600-V
class lateral MOSFETs ever reported.
On the other hand, in the two-zone double RESURF
MOSFET with a long drift length of 20 µm (Fig. 11), which has
1222 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 5, MAY 2007
Fig. 11. (a) Output and (b) gate characteristics of a fabricated 4H–SiC (0001)
two-zone double RESURF MOSFET with a long drift length of 20 µm. The
device with long drift length exhibits a high breakdown voltage of 1380 V and
a low ON resistance of 66 mΩ · cm2 at an oxide field of 3 MV/cm.
a RESURF1 dose of 9 × 1012 cm−2, a RESURF2 dose of 18 ×
1012 cm−2, and a top-p dose of 7 × 1012 cm−2, breakdown of
this MOSFET took place not in the gate oxide but in SiC when
a high drain voltage of 1380 V was applied. From Fig. 11(b),
the MOSFET with the long drift length exhibited a threshold
voltage of 4.9 V and a specific ON resistance of 66 mΩ · cm2
(including a drift, channel, and contact resistances of 24, 41,
and 1 mΩ · cm2, respectively) at an oxide field of 3 MV/cm.
The highest figure-of-merit (V 2B/RON) of 29 MW/cm2 among
any SiC lateral MOSFETs [7], [9]–[14], [20] and Si lateral
superjunction MOSFETs [28] could be realized by employing
a two-zone double RESURF structure.
VI. CONCLUSION
The authors have simulated and fabricated 4H–SiC two-
zone double RESURF MOSFETs for the first time. From the
device simulation, the breakdown voltage in double RESURF
MOSFETs is mainly determined by the net RESURF1 and
net RESURF2 doses. The optimum net RESURF1 and net
RESURF2 doses in two-zone double RESURF MOSFETs with
a drift length of 20 µm are 2 × 1012 and 10–12 × 1012 cm−2,
respectively. The ON resistance of double RESURF MOSFETs
is reduced by increasing the individual doses while keeping
the optimum net RESURF1 and net RESURF2 doses. The
double RESURF structure is also effective to suppress gate
oxide breakdown, compared with the single RESURF structure,
owing to a reduced electric field in the gate oxide.
After device simulation for dose optimization, the authors
have fabricated two-zone double RESURF MOSFETs by using
a self-aligned process. The fabricated 4H–SiC (0001) two-
zone double RESURF MOSFET with a drift length of 10 µm
exhibited a breakdown voltage of 760 V and an ON resistance of
37 mΩ · cm2 (including a drift resistance of 10 mΩ · cm2). The
fabricated double RESURF MOSFET with a long drift length of
20 µm exhibited a high breakdown voltage of 1380 V and a low
ON resistance of 66 mΩ · cm2 (including a drift resistance of
24 mΩ · cm2). The figure-of-merit (V 2B/RON) of this device is
29 MW/cm2, which is the best performance among any lateral
MOSFETs ever reported. By employing the double RESURF
structure, the drift resistance could be reduced to 50% or less,
and the breakdown voltage was slightly increased. The double
RESURF structure is attractive to achieve both high breakdown
voltage and low ON resistance.
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